ABSTRACT 5G as an evaluative mobile communication network is expected to respond to the traffic volume explosion and the diverse demands for communication. For the deployment of 5G, there have been many researches of heterogeneous network, especially they employ for named data networking (NDN). As a future network architecture, NDN focuses on the content, where forwarding information base (FIB) performs namebased forwarding to achieve the communications. In this paper, a novel FIB named B-MaFIB is proposed to enhance the performance of NDN router that well supports heterogeneous network toward 5G, which is designed based on an improved index called a bitmap-mapping bloom filter (B-MBF). Owing to the B-MBF, the B-MaFIB can dynamically allocate memory to effectively reduce the memory consumption. The experimental results indicate that for 2 million names based on 5G, B-MaFIB: 1) only consumes memory with 112.079 MB, reaching 50% memory reduction and 2) achieves a throughput of 1.099 million searches per second, obtaining at least six times speedup over the other schemes, which provides a potential in the deployment of NDN router.
I. INTRODUCTION
Facing the diverse demands for high data rates, mobility and seamless user experience, the fifth generation (5G) mobile communication system is expected to be an innovative mobile wireless network, efficiently coping with these requirements [1] , [2] . In general, deploying heterogeneous network, which is a wireless network combining nodes with different transmission powers and coverage sizes [3] , [4] , has become a trend to improve the wireless capacity and provide excellent user experience for 5G. Consequently, the researches of future heterogeneous network towards 5G have been carried out in full swing, where applying a novel network called Named Data Networking (NDN) [5] to heterogeneous network becomes one of the most potential developments.
NDN is the promising network architecture proposed recently, which concerns on the named content, thus well supporting the mobility of consumers. In NDN, all the communications are receiver-driven and conducted by transmitting two types of packets, namely Interest and Data, both of which contain a content name [5] identifying a piece of data. During a communication, the consumer firstly sends out an Interest to Internet, and then NDN router receiving this Interest records the incoming interface of Interest and forwards the Interest according to forwarding information base (FIB), which is similar with FIB of IP router. However, due to the feature that the content names are variable-length and hierarchical, retrieving the forwarding interfaces in FIB of NDN is confronted with many challenges, such as how to process the Interest at high-speed and store the vast information of Interest with the limited memory. Therefore, designing an efficient FIB is important for enhancing the performance of NDN router that meets the requirements of heterogeneous network for 5G.
Some available schemes have been presented for FIB up to now. In [5] , Bloom filter and hash table are applied to create FIB, aiming at finding the longest matching name prefix. As the traditional structure of FIB, it can reduce the number of searches in hash table stored in the slow memory. However, a hash table has to be used in this FIB for locating VOLUME 6, 2018 This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/ the elements, since Bloom filter [6] cannot map the location of the element, which undoubtedly increases the lookup time.
Kirsch et al. [7] surveyed much of the recent works about hash [9] with Mapping Bloom filter (MBF) was proposed, which can not only boost the lookup speed, but also minimize the memory consumption of the on-chip memory. While there is lots of wasted memory in the off-chip memory for MaFIB. Except for Bloom filter and hash table, [10] proposed a Name Component Encoding (NCE) to build an encoded name prefix trie (ENPT) for FIB. Nevertheless, the depth of trie influences the lookup speed and the mapping between the name components and codes also reduces the lookup performance. To boost the lookup speed of trie, [11] builds a binary Patricia trie using the binary codes of names, while the speculative forwarding may cause forwarding loops.
To deal with these challenges of FIB, an efficient FIB named B-MaFIB with Bitmap-Mapping Bloom filter (B-MBF) is proposed and implemented in this paper, paving a way for practical deployment of NDN router. The main contributions are as follows:
• We conceive a novel index structure, namely B-MBF, which consolidates Bitmap and MBF. In B-MBF, the memory location of each element can be allocated dynamically according to the sequence numbers recorded in Bitmap, thus avoiding wasting memory in the off-chip memory. Additionally, only leveraging one hash function to obtain 12 hash values that map Bloom filter observably improves the throughput.
• A FIB named B-MaFIB with B-MBF is proposed, in which the on-chip memory and off-chip memory are deployed in SRAM and DRAM, respectively. B-MaFIB supports fast lookup and incremental update, and its forwarding performance is stable as the number of names stored grows.
• The evaluation experiments are performed to validate the performance of B-MaFIB in terms of the memory consumption, building time and throughput, and B-MaFIB is compared with three state-of-theart schemes, namely MaFIB, FIB based on NCE (NCE-FIB), and traditional FIB (t-FIB). 5G needs to process huge volume of data, therefore a dataset with 2 million names is used to execute the experiments. And the results show that B-MaFIB can obviously reduce the memory consumption to 112.079 MB that is about half of that of others. Meanwhile, the building time with 1,818 ms only takes up 15.35% of MaFIB, and the highest throughput with 1.099 MPPS is obtained by B-MaFIB, reaching at least six times speedup over the others.
The rest of this paper is organized as follows. Section II detailly provides the requirements of FIB in NDN. The detailed structure and performance of B-MBF are presented and analyzed in Section III. Section IV firstly introduces the architecture of B-MaFIB, afterwards its proceeding algorithms are specifically analyzed. Section V compares and discusses the performance of B-MaFIB by executing contrast experiments. Finally, a brief conclusion is given in Section VI.
II. REQUIREMENTS OF FIB IN NDN
In NDN router, FIB is responsible for storing the forwarding information of Interests, and forwards the Interest to the next hop. Differing from the FIB in IP, each FIB entry in NDN contains the tuple < name prefix, stale time, interface ID, routing preference, RTT, status, rate limit > [12] , in which a list of forwarding interfaces are provided for an Interest.
When an Interest needs to be forwarded, FIB in NDN utilizes a matching algorithm like IP, namely the longest name prefix matching (LNPM), which is implemented with the Interest name as the key. Due to the hierarchical and variablelength content names that contain a series of components, the matching only is performed at each delimited component, which is different from that IP addresses can be matched at any bit position. Hence, the lookup against FIB needs to scan tens or even hundreds of characters before finding the longest matching name prefix, making it a time-and resourceconsuming procedure [13] .
Considering the content names are only aggregated at component granularity, the number of entries stored in FIB of NDN is two orders of magnitude larger than IP on the scale of the current Internet. Also, huge volume of forwarding information requires a large amount of memory. Consequently, limited to the size and performance of existing storage, FIB should store the information efficiently, controlling the memory consumption.
III. BITMAP-MAPPING BLOOM FILTER
In this section, an improved index structure named B-MBF, which combines MBF and Bitmap, is proposed. Except for possessing the advantages of MBF, B-MBF can dynamically allocate memory for elements, effectively lowering the memory consumption for the off-chip memory.
A. ARCHITECTURE
Naturally, Bloom filter can only determine whether an element is in the set, not locate the memory address of element. To tackle this, [14] proposed MBF, an improvement of Bloom filter, which can not only retrieve the elements in the off-chip memory, but also minimize the on-chip memory consumption. MBF is composed of two bit-arrays, namely a Bloom filter and a Mapping Array (MA), where Bloom filter is used to verify if an element exists in the dataset and the MA value serves as the offset address of the off-chip memory. To locate an element, Bloom filter is equally divided into j parts, each of which corresponds to one bit of j bits MA. Meanwhile, all the bits of MA are initialized to 0 for every incoming element. During the insertion for an element, some bits of MA, which correspond to the parts of Bloom filter that are mapped by k hash functions, are set to 1. Finally, through the MA value, the element in the off-chip memory can be found.
Though MBF has good performance in the memory consumption of the on-chip memory, it has to deploy a static memory in the off-chip for storing the information of elements, and reserve enough memory space for elements inserted, which causes a lot of wasted memory. Meanwhile, the lookup speed of MBF cannot meet the line-rate processing. For the insufficient, we combine MBF and Bitmap together resulting in B-MBF, further reducing the memory consumption of the off-chip memory and boosting the lookup speed. As illustrated in Fig. 1 , B-MBF consists of a MBF and a Bitmap, where the number of slots in Bitmap and the size of MA are exponential. That is, the number of slots is 2 j if the size of MA is set as j bits. Meanwhile, Bitmap is segmented into N equal parts corresponding to N dynamic memory spaces, and the size of each slot is expanded from 1 bit into 2 bytes, where N value is the maximization that makes the quantity of slots in each part less than or equal to 65536. Note that for an element inserted, the MA value is no longer the offset address of the off-chip memory, but the location of the element in Bitmap, in which the location including the ith (i = 1, 2, · · · , N ) part and the specific slot in the ith part. Then, in accordance with the order in which the element is inserted in the ith part, the corresponding sequence number is assigned to this element and recorded in this slot, serving as the offset address. Finally, the memory location in the offchip memory is dynamically assigned to this element by the offset address and the base address of the ith part, meanwhile the forwarding information of the element is stored.
An example for the element insertion is provided, as shown in Fig. 1 . Supposing Bloom filter with size of 16 bits is segmented into 4 parts. Accordingly, the MA size is 4 bits and Bitmap contains 16 slots that are divided into two parts. In this example, the three elements, namely P, Q and R, are inserted successively and each element is hashed by two hash functions. For the first element P, the MA value is 0110. With this value, the position of element in Bitmap is the 6th slot in the first part. Given that the element P is the first element inserted into the first part, P is allocated a sequence number 1 as the offset address. Similarly, the MA values of the elements Q and R are 0011 and 1010, respectively. That is, the element Q with the sequence number 2 is inserted in the 3rd slot of the first part, and the element R with the sequence number 1 is recorded in the 2nd slot of the second part.
Besides, to support the deletion operation, B-MBF can be equipped with a CBF, which implements synchronization with Bloom filter. Meanwhile, the sequence numbers of the elements deleted need to be recorded and reused for the newly incoming elements.
B. PERFORMANCE ANALYSIS
In terms of the time complexity of proceeding operation, the time complexity of B-MBF is constant, namely O(1) which is same with MBF [14] , since locating the slot position from MBF to Bitmap only needs a division calculation and a modular calculation.
As for the false positive probability, given that Bitmap as the common data structures causes no the false positive, the false positive probability of B-MBF is equal to that of MBF. According to [14] , the probability of false positive caused by MBF is consist of Bloom filter and MA, which can be represented respectively as
By adding (1) to (2), the false positive probability of MBF is obtained, namely
Here, ρ and α respectively represent as ρ = (1 − 1/m) kn and α = (m/j−1)/(m−1)j, where n is the number of elements stored in MBF, m denotes the size of Bloom filter, j represents the size of MA, and k is the number of hash functions used in MBF. Therefore, the false positive probability of B-MBF can be expressed as (3).
IV. B-MaFIB
Given the requirements of FIB in NDN router, B-MaFIB, which is an enhanced FIB with index B-MBF, is proposed in this section. Compared with the traditional FIB in NDN, B-MaFIB can not only support fast lookup and incremental update, but also optimize the processing procedure for packets to maintain the effective and stable forwarding performance. Following, the architecture and proceeding algorithms of B-MaFIB are introduced in detail. 
A. ARCHITECTURE
In view of the performance of a variety of storages [15] , B-MaFIB is composed of two storages: the on-chip memory using SRAM deploys multiple MBFs, and the off-chip memory implemented by DRAM contains multiple Bitmaps, CBFs and dynamic storages named Packet Store, as illustrated in Fig. 2 . Among them, B-MBF as the index is responsible for checking the existence of element and finding the corresponding offset address, and CBF corresponding to Bloom filter achieves the update by synchronizing with Bloom filter stored in the on-chip memory. Moreover, all the parts in each Bitmap respectively correspond to one Packet Store storing the forwarding information, meanwhile the sequence numbers recorded in the Bitmap serve as the offset addresses in Packet Store. Additionally, the entries whose names are mapped to the same position in the Bitmap are chained to the corresponding entry in Packet Store, to deal with the hash conflicts in B-MBF.
B. PROCEEDING ALGORITHMS
FIB in NDN only processes the Interest through the lookup operation or update operation. In this subsection, the proceeding algorithms about both operations are discussed. The lookup process is described in Algorithm 1. When an Interest needs to be retrieved, its name is firstly queried in B-MBFs in parallel with LNPM to ascertain the existence of this Interest in B-MaFIB. If the longest matching name prefix exists, the corresponding offset address recorded in Bitmap is acquired based on the MA value. Then adding this offset address to the base address of related Packet Store, the memory address of the entry is obtained and the forwarding information of this Interest can be read.
Algorithm 2 shows the update process detailly. During the update in B-MaFIB, the name is firstly queried in B-MBFs based on LNPM, and the corresponding forwarding information stored in Packet Store is accessed and updated based on the offset address in Bitmap and the base address of Packet Store. Afterwards, CBF corresponding to the longest matching name prefix is updated. Finally, according to every bit value changed in CBF, the corresponding bit values of Bloom filter in the on-chip memory are updated.
As the above processing algorithms mentioned, the addressing operation from B-MBF to Packet Store in B-MaFIB is achieved by one addition calculation, thus the time complexity of B-MaFIB is O(1), equaling to that of B-MBF. Moreover, given that Packet Store does not cause false positive, the false positive probability of B-MaFIB entirely depends on B-MBFs. That is, its probability of false positive is identical to the sum of B-MBFs. 
V. EVALUATION
The section evaluates the performance of B-MaFIB in terms of the memory consumption, building time and throughput and compares these with the existing schemes, namely MaFIB, NCE-FIB and t-FIB. The experimental results indicate that B-MaFIB can significantly reduce the overall memory consumption and improve the building speed and throughput.
A. EXPERIMENTAL SETUP 1) HARDWARE/WORKLOAD SETTINGS
In the experiments, all the schemes are implemented with C++ language and examined on a PC, which is equipped with an Intel Core i3-3220 CPU of 3.30 GHz and DDR3 SDRAM of 4 GB. Considering the feature that 5G needs to process vast data, the different domain names with 2 million from DMOZ [16] and Alexa [17] are chosen as the experimental dataset, as listed in Table 1 .
2) SIMULATION PARAMETER SETTINGS
Due to the feature that the content names in NDN are unbounded lengths, the 2 million names are analyzed for verifying the number of B-MBFs utilized in B-MaFIB. As shown in Table 2 , the names with 4 components are major, accounting for 82.34%. Moreover, the quantity of names with other components only makes up 17.66% of this dataset. Consequently, only two B-MBFs need to be deployed to manage the two types of names, respectively. In B-MaFIB, the size of Bloom filter is set as 2 24 bits and segmented into 24 parts equally. Correspondingly, the size of MA is 24 bits and Bitmap includes 2 24 slots. Meanwhile, each Bitmap is divided into 256 parts, namely corresponding to 256 Packet Stores. Besides, each counter in CBF contains 4 bits. For encoding names, CityHash256 [18] that produces a binary number with 256 bits is employed, where the binary number is divided into 12 segments, serving as the hash values mapping Bloom filter, respectively. That is, 12 hash functions are utilized in B-MaFIB during the experiments.
For comparison, other schemes including MaFIB, NCE-FIB and t-FIB also utilize two storages, where the on-chip memory deploys the index structure and the off-chip memory deploys a static hash table used to store the forwarding information. For MaFIB and t-FIB, the parameters of Bloom filters, MAs and CBFs are same with B-MaFIB, while the hash functions mapping Bloom filter are set in the same way as [9] . Besides, a binary number with 24 bits is generated by MD5 and SHA1, which is responsible for addressing hash table in t-FIB. As for the NCE-FIB, ENPT in the on-chip memory is utilized to index, as mentioned in [10] .
B. THE MEMORY CONSUMPTION
The memory consumption of the four schemes are compared and analyzed from the on-chip memory and off-chip memory. Supposing the size of each FIB entry in the off-chip memory is 12 bytes. The on-chip memory consumption about the original data and the four schemes are compared firstly, as shown in Table 3 . Obviously, regardless of the number of names stored, the on-chip memory consumed by B-MaFIB, MaFIB and t-FIB are constant. Conversely, the memory consumption of NCE-FIB increases as the number of names grows, although NCE-FIB can suitably compress the original data. The experimental results reveal that except for NCE-FIB, other three schemes can minimize the on-chip memory consumption to 4.194 MB, which can be easily stored on SRAM.
The off-chip memory consumption of four schemes are listed in Table 4 . According to the results, the off-chip memory of MaFIB, NCE-FIB and t-FIB are static storage and their off-chip memory consumption are irrelevant to the quantity of names stored. MaFIB and t-FIB contain a hash table and two CBFs in the off-chip memory, and the consumed memory equals to 2 24 × 12 + 2 24 × 4 × 2 = 218.103 MB. As for NCE-FIB, its off-chip memory only contains a hash table whose memory consumption is 2 24 × 12 = 201.326 MB. Differing from these three schemes, B-MaFIB achieves dynamic memory allocation in the off-chip memory with Bitmap, thus its memory can change with the number of names. Before inserting the names, the memory consumption of B-MaFIB depends on two Bitmaps and CBFs, which is 2 24 × 2 × 2 + 2 24 × 4 × 2 = 83.885 MB. When the names with 2 million have been inserted, the memory consumed can be expressed as 2 24 × 2 × 2 + 2 24 × 4 × 2 + 2 × 10 6 × 12 = 107.885 MB, which is about half of the memory consumption by other schemes. As shown in the results, B-MaFIB can reduce the VOLUME 6, 2018 overall memory consumed to 112.079 MB, avoiding wasting the limited memory.
C. BUILDING TIME
The building time that represents the execution time of insertion is experimented against 2 million names for the four schemes, as shown in Table 5 , which reveals that B-MaFIB outperforms the other three schemes. Since the processing speed of trie is relatively slow, NCE-FIB has the longest building time for 2 million. Furthermore, MaFIB and t-FIB implement more hash computing for each name to obtain the address in the off-chip memory, taking more building time. Compared with MaFIB and t-FIB, B-MaFIB only utilizes one hash function to generate 12 hash values, obtaining the least building time that is about 15.35% and 13.82% of that of MaFIB and t-FIB, respectively. 
D. THROUGHPUT
The throughput of the four schemes with the scale of names is presented in Fig. 3 , which shows that B-MaFIB has the best performance among them. Here, due to the feature of trie, NCE-FIB obtains the lowest throughput that still degrades as the quantity of names grows. Considering the other three schemes, their throughputs remain relatively stable owing to using the hash function with constant time complexity.
While B-MaFIB requires less hash computing than MaFIB and t-FIB, so the highest throughput is achieved by B-MaFIB, reaching 1.099 Million Searches Per Second (MSPS), which about obtains six times speedup over MaFIB.
VI. CONCLUSION
In this paper, an excellent FIB called B-MaFIB is proposed based on B-MBF. By utilizing B-MBF, B-MaFIB can dynamically allocate memory in the off-chip memory, effectively reducing the overall memory consumption. Moreover, B-MaFIB boosts the processing speed simply by using a hash function. Experimental results indicate that B-MaFIB is superior in terms of the memory consumption, building time and throughput. For 2 million names, the memory consumption of B-MaFIB is cut down to 112.079 MB, about obtaining 50% memory reduction. Meanwhile, B-MaFIB can reach the highest throughput, namely 1.099 MSPS, achieving more than six times larger than the others. In the future, more researches for B-MaFIB will be performed to further improve the overall performance, such as implementing B-MaFIB with multi-threads and running it on FPGA or GPU. 
